




High Bandwidth Fractional PLL using Phase Switching

Masterthesis



Motivation:

Fractional PLLs normally have relatively low bandwidths to avoid reference spurs. The reason for this is that the average frequency is achieved by switching between whole numbered dividers.

In this masterthesis this approach should be explored to keep reference spurs low and maintain a high PLL bandwidth to cut VCO noise.

This idea should be realised in an optimal fashion based on the modelling. An example circuit should be designed using a design environment for integrated circuits (Cadence).

What needs to be done?

- Develop an understanding of the fractional Phase Locked Loop
- Modelling of the fractional concept
- Circuit Design
- Possibly Layout

What are good prerequisites for this work?

- Basic understanding of clocked circuits
- Basic knowledge of circuit design
- Intrest in circuit design & modelling

Become curious?

→ Contact:

Markus Dietl,
markus3.dietl@tum.de
Room N5303